Graduation Year

2008

Document Type

Thesis

Degree

M.S.Cp.E.

Degree Granting Department

Computer Engineering

Major Professor

Srinivas Katkoori, Ph.D.

Co-Major Professor

Rahul Tripathi, Ph.D.

Keywords

IP anomaly, Reconfigurable hardware, Randomized algorithm, Hardware design, Traffic analysis

Abstract

Recent literature has reported the use of entropy measurements for anomaly detection purposes in IP data streams. Space efficient randomized algorithms for estimating entropy of data streams are available in the literature. However no hardware implementation of these algorithms is available. The main challenge to software implementation for IP data streams has been in storing large volumes of data, along with, the requirement of high speed at which they have to be analyzed. In this thesis, a recent randomized algorithm available in the literature is analyzed for hardware implementation. Software/hardware simulations indicate it is possible to implement a large portion of the algorithm on a low cost Xilinx Virtex-II Pro FPGA with trade-offs for real-time operation. The thesis reports on the feasibility of this algorithm's FPGA implementation and the corresponding trade-offs and limitations.

Share

COinS